



FQP4N65/FQPF4N65

650V, 4A N-Channel MOSFET

General Description

The FQP4N65 & FQPF4N65 have been fabricated using an advanced high voltage MOSFET process that is designed to deliver high levels of performance and robustness in popular AC-DC applications. By providing low $R_{DS(on)}$, C_{iss} and C_{rss} along with guaranteed avalanche capability these parts can be adopted quickly into new and existing offline power supply designs.


Product Summary

V_{DS} 650V@150°C
 I_D (at $V_{GS}=10V$) 4A
 $R_{DS(ON)}$ (at $V_{GS}=10V$) < 3.0Ω

100% UIS Tested
100% R_g Tested




TO-220



Top View

TO-220F



Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	FQP4N60	FQPF4N60	Units
Drain-Source Voltage	V_{DS}	650		V
Gate-Source Voltage	V_{GS}	± 30		V
Continuous Drain Current $T_C=25^\circ C$	I_D	4	4*	A
$T_C=100^\circ C$		2.7	2.7*	
Pulsed Drain Current ^C	I_{DM}	16		
Avalanche Current ^C	I_{AR}	2.5		A
Repetitive avalanche energy ^C	E_{AR}	94		mJ
Single pulsed avalanche energy ^G	E_{AS}	188		mJ
MOSFET dv/dt ruggedness	dv/dt	50		V/ns
Peak diode recovery dv/dt		5		
Power Dissipation ^B $T_C=25^\circ C$	P_D	104	35	W
Derate above $25^\circ C$		0.83	0.28	W/ $^\circ C$
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150		$^\circ C$
Maximum lead temperature for soldering purpose 1/8" from case for 5 seconds	T_L	300		$^\circ C$

Thermal Characteristics

Parameter	Symbol	FQP4N60	FQPF4N60	Units
Maximum Junction-to-Ambient ^{A,D}	$R_{\theta JA}$	65	65	$^\circ C/W$
Maximum Case-to-sink ^A	$R_{\theta CS}$	0.5	--	$^\circ C/W$
Maximum Junction-to-Case	$R_{\theta JC}$	1.2	3.6	$^\circ C/W$

* Drain current limited by maximum junction temperature.

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}, T_J=25^\circ\text{C}$	650			V
		$I_D=250\mu\text{A}, V_{GS}=0\text{V}, T_J=150^\circ\text{C}$		630		
$\text{BV}_{\text{DSS}}/\Delta T_J$	Zero Gate Voltage Drain Current	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$		0.69		$\text{V}/^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=600\text{V}, V_{GS}=0\text{V}$		1		μA
		$V_{DS}=480\text{V}, T_J=125^\circ\text{C}$		10		
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm 30\text{V}$			± 100	nA
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{DS}=5\text{V}, I_D=250\mu\text{A}$	2	3	4.5	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=2\text{A}$		2.8	3.2	Ω
g_{fs}	Forward Transconductance	$V_{DS}=40\text{V}, I_D=2\text{A}$		7.4		S
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.77	1	V
I_S	Maximum Body-Diode Continuous Current				4	A
I_{SM}	Maximum Body-Diode Pulsed Current				16	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=25\text{V}, f=1\text{MHz}$	400	511	615	pF
C_{oss}	Output Capacitance		40	51	65	pF
C_{rss}	Reverse Transfer Capacitance		3.5	4.4	5.3	pF
R_g	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$	3.3	4.2	6.3	Ω
SWITCHING PARAMETERS						
Q_g	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=480\text{V}, I_D=4\text{A}$		15	18	nC
Q_{gs}	Gate Source Charge			3	3.6	nC
Q_{gd}	Gate Drain Charge			7.6	9.1	nC
$t_{\text{D(on)}}$	Turn-On DelayTime	$V_{GS}=10\text{V}, V_{DS}=300\text{V}, I_D=4\text{A}, R_G=25\Omega$		20.2	30	ns
t_r	Turn-On Rise Time			28.7	42	ns
$t_{\text{D(off)}}$	Turn-Off DelayTime			36	51	ns
t_f	Turn-Off Fall Time			27	40	ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=4\text{A}, dI/dt=100\text{A}/\mu\text{s}, V_{DS}=100\text{V}$		212	254	ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=4\text{A}, dI/dt=100\text{A}/\mu\text{s}, V_{DS}=100\text{V}$		1.6	1.9	μC

A. The value of R_{QJA} is measured with the device in a still air environment with $T_A=25^\circ\text{C}$.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(\text{MAX})}=150^\circ\text{C}$. Ratings are based on low frequency and duty cycles to keep initial $T_J=25^\circ\text{C}$.

D. The R_{QJA} is the sum of the thermal impedance from junction to case R_{QJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using $<300\ \mu\text{s}$ pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(\text{MAX})}=150^\circ\text{C}$. The SOA curve provides a single pulse rating.

G. $L=60\text{mH}, I_{AS}=2.5\text{A}, V_{DD}=150\text{V}, R_G=25\Omega$, Starting $T_J=25^\circ\text{C}$

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics








Figure 2: Transfer Characteristics



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area for AOT4N60 (Note F)




Figure 10: Maximum Forward Biased Safe Operating Area for AOTF4N60 (Note F)




Figure 11: Current De-rating (Note B)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Normalized Maximum Transient Thermal Impedance for AOT4N60 (Note F)








Figure 13: Normalized Maximum Transient Thermal Impedance for AOTF4N60 (Note F)



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

